Driver Generation for IoT Nodes with Optimization of the Hardware/Software Interface

Rafael Stahl, Daniel Mueller-Gritschneder, Ulf Schlichtmann
Chair of Electronic Design Automation, Technical University of Munich, Germany
{r.stahl,daniel.mueller,ulf.schlichtmann}@tum.de

Abstract—The Internet of things (IoT) connects many tiny low-cost devices, so-called IoT nodes. Designers need to implement smart functionality with highly limited resources in terms of design effort, available on-chip memory and computation power. This paper proposes a new method to reduce memory size, performance and development effort for the device drivers. The driver behavior is developed with a new C-like domain specific language (DSL). Through register layout optimization targeting to combine accesses it achieves to reduce run time by 52% and code size by 22% for two RISC-V PULPino device drivers.

I. INTRODUCTION

The number of tiny connected devices, so called IoT nodes, is growing steadily within the Internet of things (IoT). Increasingly, microcontroller units (MCU) are used as basis for IoT nodes, because they can be programmed more flexibly and allow easy distribution of software updates compared to fixed hardware. These MCUs usually come with a wide range of peripherals that allow the IoT node to interact with connected sensors or actuators. Such peripherals include General Purpose Input/Output Pins (GPIO), serial interfaces such as SPI or I²C as well as ADCs and DACs. To enable software access, these peripherals provide a low-level hardware interface that is usually implemented through memory-mapped registers. For easier development, an MCU is typically provided to customers along with device driver code that abstracts this low-level interface of the peripheral to a more intuitive user-oriented one. Application developers target to implement smart functionality in software with highly limited resources in terms of design effort, available on-chip memory and computation power. This functionality should be able to make use of most of these resources while keeping the resources used by the drivers as low as possible. Yet, this driver code can make up a significant portion of an IoT node’s limited memory. For example the RISC-V PULPino MCU has 32 KiB instruction memory of which all driver code already occupies 6\% [1].

Driver developers right now have to simultaneously consider driver behavior, the register layout of the peripheral, performance and memory footprint. Additionally, certain choices of register layouts in the low-level interfaces may pollute the source code with macros and bit manipulation operations, decreasing readability and maintainability. This can be alleviated by using a Hardware Abstraction Layer (HAL) to hide register-layout-specific code like shifting and masking operations. Instead of accessing an address and performing some unrelated arithmetic, a device parameter or bit field is accessed by their name through a HAL function. Yet, this HAL approach can lead to inferior performance and memory footprint if the chosen register layout and HAL functions are not aligned with the driver behavior.

This paper proposes (1) a new driver development flow that enables the definition of a flexible HW/SW interface without fixed register layout. Driver behavior is described by an easy-to-adopt C-like domain-specific language (DSL). With this DSL, a developer can focus on describing behavior using special features such as bit field arrays and hierarchy, while not having to care how these are mapped into registers. In order to additionally exploit the possibilities of modifying the register layout to reduce performance and memory footprint, the paper proposes (2) a heuristic to find an optimized register layout and (3) a code analysis and generation method that exploits the optimized layout. Here, especially, software accesses to different bit fields are combined to reduce the number of accesses. Base-pointers are used systematically to reduce memory overheads from structural reuse.

In simple examples of the PULPino GPIO and SPI drivers the number of memory accesses are reduced by 36\%, the estimated run time is reduced by 52\% and the driver code size is reduced by 22\%. This could be achieved at the cost of a 8.7x larger register map. The source code complexity is reduced by 39\% when measured by Halstead effort [2].

II. GENERATION OF OPTIMIZED DRIVERS
A. Driver Generation Workflow

In existing workflows, HW design dictates a fixed register layout that is used as input for driver development. The device drivers are then implemented by adhering to the given layout. Fig.1 shows our proposed new workflow. The HW designer produces a list of bit fields with their properties, but without a fixed register layout containing offsets. On the SW side, the
driver is then developed using a DSL where hardware accesses are expressed using these bit fields explicitly. The register layout optimization then analyzes the access patterns to the bit fields and maps them to the registers such that they can be optimally accessed and driver code size is minimized. The code generator then generates valid C driver source code for the optimized register layout. In a final step, the bus interface of the peripheral needs to be adapted to implement the chosen register layout.

B. DSL-based Driver Development

Our proposed DSL-based flow extends the C language with a couple of driver-specific extensions.

1) Bit field groups: Firstly, the concept of struct definitions is adopted, because they enable a concise way to define members of a type. Struct definitions are familiar to C programmers and are flexible enough to allow additional annotations. To distinguish the new custom definitions from actual structs, instead of the keyword `struct`, the keyword `bfGroup` for *bit field group* is used. These groups have the important distinction to regular C structs, in that the order of their fields is not necessarily laid out in the order of their declarations as mandated by the C Standard [3]. This enables a later optimization of the register layout based on the driver behavior. C does have the language feature `bit fields` to define fields of a struct with bit-accurate sizes, but it does not support hierarchy nor multiplicity. The proposed DSL adds keywords for new type names as `uint1` up to `uint64` to define the bit-accurate size of fields in groups. Besides bit-accurate fields, groups are also allowed to contain fields with type of other groups. The composition of groups like this allows a hierarchical representation that enables code reuse. This is very important as register layout of peripherals often have a hierarchical structure. As final feature groups and bit fields support multiplicity with array types and indexed accesses. Once all the group definitions for a device have been made, the device has to be instantiated. This is done with `make_device` (groupname, globalname, base_addr) which is equivalent to creating a global pointer of type `groupname` with name `globalname` to the base address `base_addr`. The DSL allows for a very compact description shown in the following for the GPIO peripheral of the PULPino SoC.

```c
1  bfGroup GPIOPad {
2    uint1 dir;
3    uint1 in;
4    uint1 out;
5    uint1 inEn;
6    uint2 inType;
7    uint8 cfg;
8  },
9  bfGroup GPIOType {
10     bfGroup GPIOPad pads[32];
11  uint32 rse (intStatus) intStatus;
12  },
13  make_device(GPIOType, gpio, 0x1a101000);
```

The bit field group `GPIOPad` combines all bit fields related to one IO pad. The group `GPIOType` uses the array feature to declare 32 pad groups together with one interrupt status register `intStatus`. Finally `make_device` creates the instance `gpio` of type `GPIOType`.

2) Hardware side effects: Modern compilers find close-to-optimal representations of the behavior described in source code for both run time and memory size. Yet, in driver code, it is necessary to use the `volatile` type qualifier for accesses to memory-mapped registers [3]. Bit fields may be modified by the HW peripheral or accesses may have hardware side effects, e.g., clear-on-read. Such side effects are often described in data sheets or sometimes can even be retrieved from company internal machine-readable representations. However, using `volatile` is a very broad constraint that prevents most compiler optimization even if some optimization transformations would be compatible with the device. For example when multiple bit field values are read sequentially from the same register, it might be possible to read them at once, which is a prohibited optimization for volatile accesses.

In our approach, the dependencies between bit fields are described in a way that allows the code generator to apply such optimization steps. Dependencies between fields can be expressed with annotations next to group fields. The keyword `rse` is used for *read side effects* and `wse` for *write side effects*. They mark side effects for reading from or writing to the field and specify which other fields may be influenced by the side effect. The general concept of side effect definitions is that a read or write operation to the annotated bit field will cause a side effect on the specified influenced bit field(s) that invalidate any potentially cached or assumed values. Identifiers to declare the influenced fields, which are given to the `rse` or `wse` annotations, can be fields in the same group, other group names or even fields in other groups with the notation `groupname::fieldname`. In the above example of the GPIO peripheral of the PULPino SoC, there is one read side effect in line 11 declared on status register `intStatus` influencing itself.

3) Driver behavior: Embedded C driver functions use volatile pointer dereference to access bit fields as shown in the following example of a PULPino GPIO driver function.

```c
1  void set_gpio_pin_value(int pinnumber, int value) {
2    volatile int v;
3    v = +(volatile int*) (GPIO_REG_PADOUT);
4    if (value == 0)
5       v &= ~(1 << pinnumber);
6    else
7       v |= 1 << pinnumber;
8    *(volatile int*) (GPIO_REG_PADOUT) = v;
9  }
```

Since this code performs bit field masking directly in the driver implementation instead of using HAL functions, its appearance is overly complex and obfuscates its behavior.

Our DSL code that describes the behavior of driver functions uses the group definitions as if they were standard C struct definitions. The regular struct field accesses will later be transformed into appropriate volatile memory accesses by the code generator. The driver developer can exploit the hierarchical bit field declarations and arrays to write high-level code that facilitates reuse and is free from bit manipulation as shown in the following code of the same GPIO driver function:

```c
1  void set_gpio_pin_value(int pinnumber, int value) {
2    gpio->pads[pinnumber].out = value;
3  }
```
The DSL can be parsed with an unmodified Clang compiler using a support header, which defines our keywords as macros. More details on the DSL are given in our technical report [4].

C. Register Layout Optimization

Knowing the driver behavior, a register layout can be generated that is optimized for this specific driver. A major optimization step of the proposed method is the combination of multiple read or write operations into a single one. This is only possible as long as there is no data-flow, control-flow or side effect induced dependency between the accesses.

1) Control-data-flow analysis: The control and data flow add dependencies between read and write accesses. Hence, first the Control-Data-Flow Graph (CDFG) [5] is extracted from the driver functions defined in the DSL. Since the DSL is compatible with the C language, we use the Clang libraries directly to get a source-level control flow. On top we added our own data-flow analysis.

2) Bit Field Access Conflict Graph (BFACG): For describing all dependencies, we define the Bit Field Access Conflict Graph (BFACG) as a graph $BFACG(A, E)$ with nodes $A = \{a_1, a_2, ..., a_n\}$ representing specific accesses and edges $E = \{e_1, e_2, ..., e_m\}$ representing conflicts among the accesses. An access $a_i$ represents an individual read or write memory access to a bit field occurring in a function of the driver. Multiple accesses can refer to the same bit field. A conflict $e_i$ arises when there is a control or data dependency in the CDFG, always between read and write accesses and through side effects in the bit field definitions.

One BFACG is created per driver function. By using standard graph coloring on each BFACG (nodes without any conflicts end up with the same color), we find access regions which represent a group of accesses which may all be combined into a single one. Fig. 2 shows a BFACG for the following driver function:

```
void combine_example(bfGroup GPIOPad *pad) {
    int dir = pad->dir;
    if (pad->intEn && dir)
        pad->dir = gpio->intStatus != 0;
}
```

The access pad->dir and pad->intEn could be combined. Hence, the register layout optimization should be guided to map both bit fields to the same register.

3) Optimization Heuristic: Using the BFACG of each driver function, the generation creates the register layout by mapping the bit field into registers. The target is to create a layout that enables driver code with minimized code size, run time, number of bus accesses and size of the memory map for the device. First a sorted list $C$ of lists of bit fields is created. Each entry, called combination, holds a subset of bit fields, that could be accessed jointly in a driver function, because they are part of the same access region. The sorting of $C$ is done first by the number of access regions that the combination is part of, that is, at how many positions in the driver the accesses may be combined. If that is equal, it is sorted by the number of bit fields inside the combination to favor larger ones.

The algorithm starts at the deepest level of the bit field group hierarchy, with the groups that only contain bit fields. For each bit field we go through the sorted list $C$. If the bit field is part of a combination, all bit fields of that combination are mapped to the same register, as long as they fit. Else, the bit field is mapped into an exclusive register. The higher levels of hierarchy may be groups that contain both bit fields and other child-groups as members. The bit fields are mapped as before to registers, while the registers holding the bit fields of the child-groups are appended to the register list of the parent group. Is it important to notice that if there are different group instances of the same group type, then the mapping of the contained bit fields and groups is only done once and reused. This assures that functions using the base-pointer of this group type can be shared between all its instances. Additionally, if a combination contains arrays of bit fields of same array size, the heuristic maps them element-wise to registers, e.g., the first register holds $bf1[0],bf2[0]$, the second holds $bf1[1],bf2[1]$, etc. This allows to generate HAL functions for combined accesses that support indexing.

D. Code Generator

With the final register layout available, it is possible to generate the driver C source code from the DSL. Since the DSL is very near to C, source to source transformation with Clang is used [6].

The generated driver functions are parameterized by their group pointer, which allows for easy reuse and very low code size, e.g., if a device has several channels there is one set of driver functions shared between those channels. To differentiate, the driver functions receive a bit field group pointer as input. Hence, in the generated code the defined hierarchical structure of the bit field groups is kept, making them highly readable and debugable. Groups and bit fields using multiplicity will have an index as additional parameter in the driver function to generate compact code without replication for different indices.

A HAL is generated to allow the drivers to access the hardware. These functions implement the shift and mask operations to extract bit fields and possibly read-modify write operations, if a single bit field is set that shares its containing register with other bit fields. One major motivation for the register layout optimization is the combination of accesses. When the code generator identifies that certain read or write accesses have no conflict in the BFACG of the driver function and are located in the same register of the layout, a HAL function is generated that allows combined access to those
bit fields. This improves code size, run time and number of bus accesses as only a single read or write is required.

The code generation is illustrated with the example in Sec. II-C2. The BFACG shows that accesses to \texttt{dir} and \texttt{intEn} can be combined. In the generated code this produces a HAL function call that retrieves both values with a single read as shown in the generated code below.

```c
void combine_example(bfGroup GPIOPad *pad) {
    uint8_t tmp1, tmp2;
    HAL_READ_GPIOPad_dir_intEn(pad, &tmp1, &tmp2);
    int dir = tmp1;
    if (tmp2 == dir) {
        HAL_READ_GPIOPad_dir_intEn(pad,
            HAL_READ_GPIOType_intStatus(gpio) != 0);
    }
}
```

III. RESULTS

The proposed flow was implemented to generate the drivers for the GPIO and SPI peripherals of the PULPino SoC. The static driver code size was retrieved from the compiled binary optimized for size with \texttt{--Os}. The memory map size is a known output of the generator when allocating registers.

In order to evaluate the driver performance and correctness of the driver generator, a SystemC virtual prototype (VP) based on the instruction set simulator ETISS [7] was used. The SystemC modules for the peripherals were implemented such that the register layout can be dynamically changed using a generated header file that specifies the bit field offsets. The VP simulations allow to measure estimated number of CPU cycles and the number of peripheral bus accesses. From the main function we exercise the driver with some initialization and a simple loop over four GPIO pads. The SPI is exercised by sending and receiving a frame.

Table I compares the investigated metrics for the original PULPino drivers and the optimized solution based on the heuristic described above. As can be seen, code size, run time and number of required accesses could be reduced significantly by 38%/12%, 60%/43% and 38%/28% for GPIO and SPI respectively, but, at the cost of larger memory map. Another improvement lies in the simpler description of the driver behavior using the DSL, which we measure with the Halstead effort [2]. Here, the effort could be reduced by 85% and 1%. The complexity of SPI code is not reduced because the original driver forwards many registers directly to the user, so bit field extraction happens in the application.

<table>
<thead>
<tr>
<th>Variant</th>
<th>Runtime (cycles)</th>
<th>Memory map size (bytes)</th>
<th>Code size (bytes)</th>
<th>Number of accesses</th>
<th>Halstead Effort</th>
</tr>
</thead>
<tbody>
<tr>
<td>original GPIO</td>
<td>639</td>
<td>64</td>
<td>448</td>
<td>100</td>
<td>115k</td>
</tr>
<tr>
<td>optimized GPIO</td>
<td>257</td>
<td>840</td>
<td>276</td>
<td>62</td>
<td>17k</td>
</tr>
<tr>
<td>original SPI</td>
<td>557</td>
<td>40</td>
<td>728</td>
<td>25</td>
<td>142k</td>
</tr>
<tr>
<td>optimized SPI</td>
<td>318</td>
<td>680</td>
<td>1640</td>
<td>18</td>
<td>141k</td>
</tr>
<tr>
<td>original GPIO+SPI</td>
<td>1196</td>
<td>104</td>
<td>1176</td>
<td>125</td>
<td>257k</td>
</tr>
<tr>
<td>optimized GPIO+SPI</td>
<td>575</td>
<td>908</td>
<td>916</td>
<td>80</td>
<td>158k</td>
</tr>
</tbody>
</table>

IV. RELATED WORK

There are several DSLs for describing driver behavior. Devil [8] and HAIL [9] provide more granular side effect description than the \texttt{volatile} qualifier in C. A major difference to our work is that Devil and HAIL introduce their own language different from C. Devil also fixes the final register layout in the device parameter descriptions, not allowing for register layout optimization. NDL [10] is a DSL that builds on top of Devil by extending it with driver state-level functions, which is outside the scope of our work.

The work in [11] also targets register layout optimization. The objective function includes total code size and a performance metric defined as instruction costs. The authors present an ILP formulation which can optimize for either SW or HW cost, but admit that such an ILP cannot be solved in a reasonable amount of time. As a practical solution they provide two heuristic approaches. This paper approaches the same issue at a higher level. We abandon the concept of a flat collection of bit fields and instead use hierarchies and multiplicity to allow higher level driver code to be more generic and reusable.

The generated HAL functions of our approach use base-pointers to be more generic and facilitate code reuse for small memory footprints. This follows practical HAL coding guidelines as, e.g., described in [12]. In order to verify that the drivers work correctly, [13] proposed a formal verification method for HW-near software, that can be applied.

V. CONCLUSION

In this paper, a driver generation flow was proposed that reduces development effort and memory use of MCUs in the IoT field. This is achieved through abstraction of fixed bit field offsets while following constraints that promote code reuse.

REFERENCES